
2.
Pin configurations
Pin name
A0 - A18
O0 - O7
Function
Addresses
Outputs
32-lead PLCC
Top view
CE
OE
Chip enable
Output enable
A7
A6
A5
A4
A3
A2
A1
A0
O0
5
6
7
8
9
10
11
12
13
29
28
27
26
25
24
23
22
21
A14
A13
A8
A9
A1 1
OE
A1 0
CE
O7
3.
System considerations
Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless
accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance.
At a minimum, a 0.1μF, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This
capacitor should be connected between the V CC and ground terminals of the device, as close to the device as possible.
Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7μF bulk electrolytic
capacitor should be utilized, again connected between the V CC and ground terminals. This capacitor should be positioned as
close as possible to the point where the power supply is connected to the array.
Figure 3-1.
Block diagram
2
Atmel AT27LV040A
0557E–EPROM–4/11